“Design and Implementation of High Throughput Vlsi Architecture For Ldpc Decoder”

Shraddha Pawankar¹, Prof. Nilesh Mehta²

¹M.Tech student Department of Electronics, JD College of Engineering and Management, Nagpur, India.
²Assistant professor Department of Electronics, JD College of Engineering and Management, Nagpur, India.

Abstract: In the present era, more powerful error correcting tools is a Low-density parity-check code among the other error correcting tools. In this paper, the target device is a Field Programmable Gate Array (FPGA) implementation of LDPC. Here used Min-Sum (MS) algorithm for decoding structure minimize the complexity of the variable node unit (VNU) and check node unit (CNU) to achieving less slice resources. To get results in less slice resources a multiplexed storage structure is used for the storage of node messages. It encodes 324 message bit and creates 648 bit encoded message. This message passes through Additive white Gaussian noise AWGN channel. Hardware resources act as a very important factor in many applications like deep space communications and its efficient utilization area. The high performance is expected from LDPC decoders used in space data systems. In space data system used LDPC decoder to achieve high performance and low complexity. This low-complexity implementation is an efficient method to the requirements put forward by many and wireless communication systems.

II. Objective

Convertible LDPC decoders because of Large bit stream of encoded bits result in low through put and lower decoding bit rate. Our proposed architecture uses the minus algorithm for decoding the encoded bit stream. The throughput by the use of minus algorithm.
III. Work Related


   In this paper, a matrix permutation scheme is proposed to convert a generic QC-LDPC code to a shift-structured LDPC code. Thus, efficient VLSI architectures can be developed to achieve very high decoding throughput with low hardware complexity.

2. Junho Cho, Member, IEEE, Jonghong Kim, and Wonyoung Sung, Senior Member, IEEE. “VLSI Implementation of a High-Throughput Soft-Bit-Flipping Decoder for Geometric LDPC Codes”

   In this paper, a low-complexity high-performance algorithm is introduced for decoding of such high-weight LDPC codes. The developed soft-bit-flipping (SBF) algorithm operates in a similar way to the bit-flipping (BF) algorithm but further utilizes reliability of estimates to improve error performance. A hybrid decoding scheme comprised of the BF and SBF algorithms is also proposed to shorten the decoding time. Parallel and pipelined VLSI architecture is developed to increase the throughput without consuming much chip area.


   In this paper introduces a new approach to cost-effective, high-throughput hardware designs for Low Density Parity Check (LDPC) decoders. The proposed approach, called Non-Surjective Finite Alphabet Iterative Decoders (NS-FAIDs), exploits the robustness of message-passing LDPC decoders to inaccuracies in the calculation of exchanged messages, and it is shown to provide a unified framework for several designs previously proposed in the literature.

IV. Proposed System

![Diagram of LDPC Encoder](image)

Fig. 1. Diagramatic representation for LDPC Encoder

This is the purposed system what we are going to use in high throughput VLSI architecture for LDPC decoder.

LDPC decoder decodes the encoded message by using minus algorithm where it produces the exact message bits by using row & column processing.

V. Simulation Results

In this section, the performance of LDPC codes with different decoding algorithms is simulated with MS-based simplified algorithms and NMS algorithm as a standard. The (648,324) and (648,540) QC-LDPC code in Verizon 5G standard are utilized for evaluating the bit-error-rate (BER) performance of all the decoding algorithms with different signal-noise-rate (SNR). Additive white Gaussian channel (AWGN) noise is considered as the channel model. The maximum number of iterations is set to 10 in all simulations.

QPSK is used as the modulation scheme. The scaling coefficient is set to 4/5 in all the simulations.

Figure 1 compares the simulation results of the proposed algorithm compared with standard NMS algorithm. With the same number of iterations, the performance loss is nearly 0.15dB when the code rate is 1/2. When the code rate goes up to 5/6, the performance loss is nearly 0.15dB.
Solution Techniques:
1. We address the problem of LDPC code construction, analysis, and VLSI implementation from a different and significantly broader perspective.
2. The crux of the proposed approach is that VLSI implementation-aware code design can lead to an exceptional increase in data throughput and overall code performance by means of careful choices of VLSI implementation and circuit design techniques.
3. In this context, a joint optimization of code-related and hardware-imposed code constraints is performed.
4. The first set of constraints includes characteristics such as large girth and minimum distance of the codes; the second set of constraints is related to VLSI issues such as routing congestion, cross-talk minimization, and uniform processing delay in one iteration, power conservation, and chip size reduction.
5. For the purpose of fast prototyping, FPGA implementations of the proposed coding scheme can be devised, relying only on the structure of the code graphs and not on the actual VLSI layout.

VI. Results
Our objective that the architecture uses the minus algorithm for decoding the encoded bit stream. The throughput by the use of minus algorithm is achieved.

VII. Conclusion
Thus we have designed and implemented high throughput VLSI architecture for LDPC decoder. In future, for the purpose of fast prototyping, FPGA0 implementations of the proposed coding scheme can be devised.
“Design and Implementation of High Throughput VLSI Architecture For LDPC Decoder”

References


