INVESTIGATION OF DIGITAL CONTROL STRATEGY FOR ASYMMETRIC CASCADED MULTILEVEL INVERTER

C.Kiruthika, T.Ambika, Dr.R.Seyezhai
SSN College of Engineering, Kalavakkam, Chennai - 603110.

Abstract-The cascaded multilevel inverter (CMLI) has gained much attention in recent years due to its advantages in high voltage and high power with low harmonics applications [1]. A standard cascaded multilevel inverter requires n DC sources for 2n+1 levels at the output, where n is the number of inverter stages. This paper presents a topology to control cascaded multilevel inverter that is implemented with multiple DC sources to get 2^n+1 levels [2]. Without using Pulse Width Modulation (PWM) technique, the firing circuit can be implemented using flip-flop which greatly reduces the Total Harmonic Distortion (THD) and switching losses. To develop the model of a cascaded hybrid multilevel inverter, a simulation is done based on MATLAB/SIMULINK software. Their integration makes the design and analysis of a hybrid multilevel inverter more complete and detailed.

Keywords- Multilevel inverter, Cascaded inverter, Digital control, Total Harmonic distortion, Switching losses.

I.INTRODUCTION

The concept of cascaded multilevel inverter has gained popularity in recent years that entails performing power conversion in multiple voltage steps to obtain improved power quality, lower switching losses, better electromagnetic compatibility and higher voltage capability [3-4]. However, the main disadvantages of multilevel inverter include unbalance voltage difficulties, unequal current stresses and higher implementation cost. Several topologies for multilevel inverters have been proposed in the literature, the most popular being the diode clamped, flying capacitor and cascaded H-bridge structures. One aspect which sets the cascaded H-bridge apart from other multilevel inverters is the capability of utilizing different DC sources on the individual H-bridge cells which results in splitting the power conversion amongst higher-voltage lower-frequency and lower-voltage higher-frequency inverters [5].

This paper presents multilevel inverter consisting of series connection of separate single (full bridge) or three phase inverter modules or cells on the ac output terminals. This topology is suitable for applications where separate DC voltage sources are available, such as photovoltaic (pv) generators, fuel cells and batteries. To implement cascaded multilevel inverter firing sequence is required, which in turn needs n+2 bit counter. Section II deals with the basic operation of asymmetric cascaded multilevel inverter. Section III discusses about the digital control technique. Section IV focuses on the simulation results using MATLAB. Section V deals with the conclusions.

II.ASYMMETRIC CASCADED MULTILEVEL INVERTER

The cascaded H-bridges inverter consists of H-bridges in series configuration. Such technology is very attractive for application such as [6-7] motor drive systems, power distribution, power quality and power conditioning application. Each H-bridge inverter module can generate three different output voltage levels namely 0, +Vdc and -Vdc. The multilevel inverter of Fig.1 utilizes two independent DC sources and consequently will create an output phase voltage with seven levels. N is the number of independent DC sources per phase, m is the number of levels, l represents the number of switches with freewheeling diodes per phase, then the following equations are applied for CMLI:

\[ m = 2N + 1 \]  \hspace{1cm} (1)
\[ l = 2(m - 1) \]  \hspace{1cm} (2)
A simplified single phase topology is shown in Fig. 1. The output voltage will be +10V (top inverter H₁) when switches T₁₁ and T₁₄ conduct. Similarly -10V will be obtained when T₁₂ and T₁₃ conduct. The output voltage is +20V only when T₂₁ and T₂₄ conduct and the output voltage is -20V only when T₂₂ and T₂₃ conduct. The output voltage is +30V available when switches T₁₁, T₁₄, T₂₁ and T₂₄ conduct and -30V is available when switches T₁₂, T₁₃, T₂₂ and T₂₃ conduct.

**Table 1. TRUTH TABLE FOR TRIGGERING SWITCHES**

<table>
<thead>
<tr>
<th>Voltage</th>
<th>T₁₁</th>
<th>T₁₂</th>
<th>T₁₃</th>
<th>T₁₄</th>
<th>T₂₁</th>
<th>T₂₂</th>
<th>T₂₃</th>
<th>T₂₄</th>
</tr>
</thead>
<tbody>
<tr>
<td>-30</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-20</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>-10</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>10</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>20</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>30</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
</tbody>
</table>

**III. DIGITAL CONTROL TECHNIQUE**

The output bits of flip-flop1 are represented as Q₁ and Q₁̅. Similarly for flip-flop2 to flip-flop4 the output bits are represented as Q₂ & Q₂̅, Q₃ & Q₃̅, Q₄ & Q₄̅. For seven-level inverter we need n+2 bit counters. The counter is operated in conventional manner so that it acts as up counter. The output of flip-flop (Q₁ and flip-flop2 (Q₂) are made to operate forward for first half of the positive cycle and in reverse for the second half of the positive cycle. Similarly they are operated for negative cycle. The modification of bits Q₁ and Q₂ are done using bits Q₄ and Q₄̅. For the first half of the positive or negative cycle the count has to increase so as to increase the output voltage in steps and this is done by bit Q₃. For the remaining positive or negative half cycle the count has to decrement and the voltage descends in steps and this is done by bit Q₃. The pulse separation is needed to separate positive and negative cycle and this is done with the help of bits Q₄ and Q₄̅ and these bits are used as control bits in the circuit. This proposed method of multi level inverter consists of DC sources such as 10V and 20V which are scaled in terms of multiples of two. Fig. shows the firing circuit. MATLAB software does not support counter operation directly so it is implemented using J-K flip-flop. The flip-flop output is given to AND and OR gates to generate six different gating pattern for multilevel inverter. The output of logic gates is in the form of Boolean and logical conversion of Boolean to double is done using data conversion block. This is because IGBT accept signals in the form of double for its gate.

The firing circuit is divided into three sections namely counter stage, logic circuit and pulse separation. The counter operates as up counter and counts from 0000 to 1111. The bits Q₃ and Q₄ are used as control bits for the logic circuit and pulse separation. Fig.3 shows the output of firing circuit (out1 to out6) are given to various gates of power switches. The gating patterns of various switches are shown in Fig.4a to Fig.4f.
C.Kiruthika, T.Ambika, Dr.R.Seyezhai / IOSR Journal of Engineering (IOSRJEN)
www.iosrjen.org
Vol. 1, Issue 2, pp. 129-134

Fig. 2 Firing circuit

Fig. 3 Firing unit

Fig. 4a. Gating pattern of Switches (T11, T21)

Fig. 4b. Gating pattern of Switch (T13, T23)

Fig. 4c. Gating pattern of Switch (T12)
IV. SIMULATION RESULTS

Staircase modulation technique have been proposed using non integer dc source voltage ratios for multilevel inverter to achieve minimum total harmonic distortion (THD)[8-9]. MATLAB/Simulink is used to create the simulation model as shown. The individual inverter outputs and seven level output are shown in Fig.5a,5b and 5c. The Fast Fourier Transform (FFT) analysis of the load voltage waveform of the proposed inverter is shown in Fig.5d. Fig.6 shows the graph between Switching Frequency Vs Total Harmonic Distortion (THD) [10].
Fig. 5d FFT analysis of load voltage for seven-level inverter

Fig. 6 Switching Frequency Vs THD

V. EXPERIMENTAL RESULTS
Two H-Bridge inverters are formed using MOSFETs and they are cascaded to obtain a seven-level output voltage. To implement the cascaded seven-level inverter in an effective way, transformers, bridge rectifiers and voltage regulators are used to form 12V DC supply for opto-couplers. Opto-couplers form the driver circuit for MOSFETs. The output from driver circuits is given across the gate and source of the MOSFETs and the prototype of the multilevel inverter is shown in Fig. 7.

The experimental load voltage waveform for the seven-level asymmetric inverter employing digital control technique is shown in Fig. 8.
VI. CONCLUSION
In this paper digital switching scheme is employed and the advantage of using digital scheme is that it reduces the uneven degradation of power switches, switching losses when compared to the conventional multilevel inverter using PWM technique[11] and harmonics are reduced using the increased steps in the output voltage. From the FFT analysis we get minimum THD of 9.79% and the value can be still reduced by increasing the number of stages [12]. Consequently, the system efficiency can be improved. This proposed system eliminates the complexity of generating gate signals when the stages are added. The simulation results show that this hybrid multilevel inverter topology can be applied for high power applications.

VI. REFERENCES

ACKNOWLEDGEMENT
The authors wish to thank the management of SSN College of Engineering for providing the computational and laboratory facilities to carry out this project work.

BIOGRAPHY
Dr. R. Seyezhai obtained her B.E. (Electronics & Communication Engineering) from Noorul Islam College of Engineering, Nagercoil in 1996 and her M.E in Power Electronics & Drives from Shanmugha College of Engineering, Thanjavur in 1998 and Ph.D from Anna University, Chennai, in 2010. She has been working in the teaching field for about 13 Years. She has published 85 papers in the area of Power Electronics & Drives. Her areas of interest include SiC Power Devices & Multilevel Inverters.